版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡(jiǎn)介
1、 Design and Simulation of Digital Frequency Meter Based on Proteus Liping Ma?, Weiguo Zhang Department of Electronics and Information, Xi′an Polytechnic University, Xi′an, china, 710048, China Keywords: Proteus; digita
2、l frequency meter; frequency divider; SJAl000; Oscillator Abstract.In order to determine the parameters of each module in the system accurately and quickly, choose Proteus as simulation platform, designed the circuit p
3、rinciple in this environment, describe the design process of oscillator, frequency dividers, shaping circuit, counting & decoding IC circuit in detail. Determined the working parameters of every device, and the sim
4、ulation results are analyzed, results show that digital frequency meter designed have high precision, better reliability, it meets the requirement of design. 1. Introduction Frequency is one of the most basic parameter
5、s in electronic, it has very close relationship with many measurement schemes of electric parameter and measurement results, so the frequency measurement becomes more important, it has been widely used in aerospace, el
6、ectronics, measurement and control field etc[1-4]. Design efficiency can be improved through simulation when circuit is designed, and the cost of product development is reduced greatly. At present, simulation softwar
7、e MATLAB and MAX - plusⅡ have powerful simulation function, but in electronic technology design, especially in digital circuit design, not only need to understand their real-time signal, but also need to analyze logic
8、relationship of multiple output signals, so choose Proteus as simulation platform to design frequency meter. It is a kind of EDA software which is produced by British Labcenter electronic company, it has the function o
9、f principle diagram editing, PCB wiring automatically or artificially and circuit simulation which other EDA tools have, it also has some virtual instrument and meter which is very suitable for analyzing electronic ci
10、rcuit, such as logical analyzer, counting timekeeping instrument, signal generator etc, the logical analyzer can observe 16 waveform simultaneously, its logic relationship is very clear[5-8]. In addition, Proteus provi
11、des a graphical display function, it could display the changing signal in graphic form, designers can observe the simulation result directly. The paper take Proteus software as simulation platform designed a digital fr
12、equency meter, and the simulation results are analyzed in detail. 2. Principle of digital frequency meter Digital frequency meter composed by oscillator, frequency dividers, shaping circuit, counting & decoding I
13、C circuit. Oscillation circuit generates frequency signal, we can get a 0.5HZ signal when the frequency signal through frequency divider. After limiting, amplification, plastic, output a rectangular pulse signal which
14、has the same frequency with the measured signal, a signal which used to counting can be produced when measured signal and the control signal through an and door. The signal, locking signal and reset signal control coun
15、ting, latch and reset states together, then ? Corresponding author Email addresses:mlp0106@yahoo.com.cn.(Liping MA) 2012 International Conference on Electrical and Computer Engineering Advances in Biomedical Engineerin
16、g, Vol.11 978-1-61275-029-3 /10/$25.00 ©2012 IERI ICECE 2012207Fig .2 Oscillator circuit (2) Frequency division circuit
17、Oscillator produce a rectangle wave is 500Hz, using frequency dividers to get 0.5Hz timer signal, 74LS90 is a 2-5 -10 decimal additions counter, use frequency dividers which composed by three 74LS90 can divided 500HZ r
18、ectangular pulse into 0.5 HZ. Firstly connected every 74LS90 into decimal counter, then connect three 74LS90 together, form a frequency divider,circuit principle diagram and the simulation results as show in Fig.3. In
19、order to improve the accuracy, a 1MHZ crystal is used to get 0.5HZ signal through frequency dividers in practical application. Fig.3 Frequency division circuit 3.2 Counting decode and display circuit The circuit compose
20、d by counter and decoding display circuit, control circuit and latch circuit, Counter and decoding display circuit choose 74LS90 as count chips, 74LS90 is 2-5 -10 decimal additions counter, connect every 74LS90 into de
21、cimal counter firstly, then connect four 74LS90 together form a counter of 1~9999, use it to record pulse number in a second, decode display circuit composed by Seven-Segment Decoders, it first decode latch data, then
22、display the date through digital pipe. Control circuit and latch circuit composed by 74ls08, 74ls04 and 74ls273, it be used to control three state of circuit-counting, latch and reset, 74ls273 is 8D flip-flop, it has
溫馨提示
- 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 眾賞文庫(kù)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- 外文翻譯--基于Proteus的數(shù)字頻率計(jì)的設(shè)計(jì)與仿真(英文).pdf
- 外文翻譯--基于proteus的數(shù)字頻率計(jì)的設(shè)計(jì)與仿真
- 外文翻譯--基于proteus的數(shù)字頻率計(jì)的設(shè)計(jì)與仿真
- 外文翻譯--基于Proteus的數(shù)字頻率計(jì)的設(shè)計(jì)與仿真(英文).pdf
- 外文翻譯--基于proteus的數(shù)字頻率計(jì)的設(shè)計(jì)與仿真(譯文)
- 外文翻譯--基于Proteus的數(shù)字頻率計(jì)的設(shè)計(jì)與仿真(譯文).doc
- 外文翻譯--基于Proteus的數(shù)字頻率計(jì)的設(shè)計(jì)與仿真(譯文).doc
- 基于單片機(jī)的頻率計(jì)外文翻譯--快速數(shù)字頻率計(jì)(英文)
- 數(shù)字頻率計(jì)畢業(yè)設(shè)計(jì)-- 數(shù)字頻率計(jì)設(shè)計(jì)
- 數(shù)字頻率計(jì)畢業(yè)設(shè)計(jì)-- 數(shù)字頻率計(jì)設(shè)計(jì)
- 數(shù)字頻率計(jì)實(shí)驗(yàn)報(bào)告---數(shù)字頻率計(jì)的設(shè)計(jì)與制作
- 數(shù)字頻率計(jì)畢業(yè)論文--基于vhdl的數(shù)字頻率計(jì)的設(shè)計(jì)
- 基于單片機(jī)的頻率計(jì)外文翻譯--快速數(shù)字頻率計(jì)
- 數(shù)字頻率計(jì)設(shè)計(jì)
- 數(shù)字頻率計(jì)的設(shè)計(jì)
- 基于單片機(jī)的頻率計(jì)外文翻譯--快速數(shù)字頻率計(jì)
- 外文翻譯--基于同步頻率測(cè)量的數(shù)字頻率計(jì)的設(shè)計(jì)方法(英文)
- 基于FPGA的數(shù)字頻率計(jì)設(shè)計(jì)與仿真.pdf
- 數(shù)字頻率計(jì)
- 基于單片機(jī)的頻率計(jì)外文翻譯--快速數(shù)字頻率計(jì).doc
評(píng)論
0/150
提交評(píng)論