外文文獻(xiàn)翻譯--數(shù)字濾波器設(shè)計(jì)_第1頁(yè)
已閱讀1頁(yè),還剩23頁(yè)未讀, 繼續(xù)免費(fèi)閱讀

下載本文檔

版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)

文檔簡(jiǎn)介

1、<p>  畢業(yè)設(shè)計(jì)(論文)外文文獻(xiàn)翻譯</p><p><b>  外文文獻(xiàn):</b></p><p>  digital filter design</p><p><b>  Abstract:</b></p><p>  With the information age and t

2、he advent of the digital world, digital signal processing has become one of today's most important disciplines and door technology. Digital signal processing in communications, voice, images, automatic control, radar

3、, military, aerospace, medical and household appliances, and many other fields widely applied. In the digital signal processing applications, the digital filter is important and has been widely applied. </p><p

4、>  Keyword:SCM; Proteus, C language; Digital filter</p><p>  figures Unit on :</p><p>  Analog and digital filters</p><p>  In signal processing, the function of a filter is to r

5、emove unwanted parts of the signal, such as random noise, or to extract useful parts of the signal, such as the components lying within a certain frequency range. </p><p>  The following block diagram illust

6、rates the basic idea. </p><p>  There are two main kinds of filter, analog and digital. They are quite different in their physical makeup and in how they work. An analog filter uses analog electronic circuit

7、s made up from components such as resistors, capacitors and op amps to produce the required filtering effect. Such filter circuits are widely used in such applications as noise reduction, video signal enhancement, graphi

8、c equalisers in hi-fi systems, and many other areas. There are well-established standard techniques for d</p><p>  Note that in a digital filter, the signal is represented by a sequence of numbers, rather th

9、an a voltage or current. </p><p>  The following diagram shows the basic setup of such a system. </p><p>  Unit refers to the input signals used to filter hardware or software. If the filter in

10、put, output signals are separated, they are bound to respond to the impact of the Unit is separated, such as digital filters filter definition. Digital filter function, which was to import sequences X transformation into

11、 export operations through a series Y.</p><p>  According to figures filter function 24-hour live response characteristics, digital filters can be divided into two, namely, unlimited long live long live the

12、corresponding IIR filter and the limited response to FIR filters. IIR filters have the advantage of the digital filter design can use simulation results, and simulation filter design of a large number of tables may facil

13、itate simple. It is the shortcomings of the nonlinear phase; Linear phase if required, will use the entire network phase-</p><p>  FIR filters can be strictly linear phase, but because the system FIR filter

14、function extremity fixed at the original point, it can only use the higher number of bands to achieve their high selectivity for the same filter design indicators FIR filter called band than a few high-IIR 5-10 times, th

15、e cost is higher, Signal delay is also larger. But if the same linear phase, IIR filters must be network-wide calibration phase, the same section also increase the number of filters and network complexity</p><

16、p>  Unit from sub-functions can be divided into the following four categories : </p><p>  Low-filter (LPF); </p><p>  high-filter (HPF); </p><p>  belt-filter (BPF); </p>

17、<p>  to prevent filter (BSF).</p><p>  The following chart dotted line for the ideals of the filter frequency characteristics : </p><p>  MATLAB introduced</p><p>  MATLAB i

18、s a matrix laboratory (Matrix Laboratory) is intended. In addition to an excellent value calculation capability, it also provides professional symbols terms, word processing, visualization modeling, simulation and real-t

19、ime control functions. MATLAB as the world's top mathematical software applications, with a strong engineering computing, algorithms research, engineering drawings, applications development, data analysis and dynamic

20、 simulation, and other functions, in aerospace, mechanic</p><p>  In the electricity system protection and secondary computer control, many signal processing and analysis are based on are certain types Yeros

21、kipou and the second harmonics of the system voltage and current signals (especially at D process), are mixed with a variety of complex components, the filter has been installed power system during the critical component

22、s. Current computer protection and the introduction of two digital signal processing software main filter. Digital filter design using trad</p><p>  MATLAB is the basic unit of data matrix, with its directiv

23、es Biaodashi mathematics, engineering, commonly used form is very similar, it is used to solve a problem than in MATLAB C, Fortran and other languages End precision much the same thing. The popular MATLAB 5.3/Simulink3.0

24、 including hundreds of internal function with the main pack and 30 types of tool kits (Toolbox). kits can be divided into functional tool kits and disciplines toolkit. MATLAB tool kit used to expand the functional symbol

25、s </p><p>  MATLAB users to open widely welcomed. In addition to the internal function, all the packages MATLAB tool kits are readable document and the document could be amended, modified or users through Yu

26、anchengxu the construction of new procedures to prepare themselves for kits.</p><p>  Digital filter design</p><p>  Digital filter design of the basic requirements </p><p>  Digita

27、l filter design must go through three steps :</p><p>  (1) Identification of indicators : In the design of a filter, there must be some indicators. These indicators should be determined on the basis of the a

28、pplication. In many practical applications, digital filters are often used to achieve the frequency operation. Therefore, indicators in the form of general jurisdiction given frequency range and phase response. Margins k

29、ey indicators given in two ways. The first is absolute indicators. It provides a function to respond to the demands of the gener</p><p>  (2) Model approach : Once identified indicators can use a previous st

30、udy of the basic principles and relationships, a filter model to be closer to the target system.</p><p>  (3) Achieved : the results of the above two filters, usually by differential equations, system functi

31、on or pulse response to describe. According to this description of hardware or software used to achieve it.</p><p>  Introduced FPGA </p><p>  Programmable logic device is a generic logic can us

32、e a variety of chips, which is to achieve ASIC ASIC (Application Specific Integrated Circuit) semi-customized device, Its emergence and development of electronic systems designers use CAD tools to design their own labor

33、atory in the ASIC device. Especially FPGA (Field Programmable Gate Array) generated and development, as a microprocessor, memory, the figures for electronic system design and set a new industry standard (that is based on

34、 standard</p><p>  Digital circuit design using FPGA devices, can not only simplify the design process and can reduce the size and cost of the entire system, increasing system reliability. They do not need t

35、o spend the traditional sense a lot of time and effort required to create integrated circuits, to avoid the investment risk and become the fastest-growing industries of electronic devices group. Digital circuit design sy

36、stem FPGA devices using the following main advantages </p><p>  (1) Design flexible</p><p>  Use FPGA devices may not in the standard series device logic functional limitations. And changes in

37、system design and the use of logic in any one stage of the process, and only through the use of re-programming the FPGA device can be completed, the system design provides for great flexibility.</p><p>  Inc

38、reased functional density</p><p>  Functional density in a given space refers to the number of functional integration logic. Programmable logic chip components doors several high, a FPGA can replace several

39、films, film scores or even hundreds of small-scale digital IC chip illustrated in the film. FPGA devices using the chip to use digital systems in small numbers, thus reducing the number of chips used to reduce the number

40、 of printed size and printed, and will ultimately lead to a reduction in the overall size of the system.</p><p>  Improve reliability</p><p>  Printing plates and reduce the number of chips, not

41、 only can reduce system size, but it greatly enhanced system reliability. A higher degree of integration than systems in many low-standard integration components for the design of the same system, with much higher reliab

42、ility. FPGA device used to reduce the number of chips required to achieve the system in the number printed on the cord and joints are reduced, the reliability of the system can be mproved.</p><p>  Shortenin

43、g the design cycle </p><p>  As FPGA devices and the programmable flexibility, use it to design a system for longer than traditional methods greatly shortened. FPGA device master degrees high, use printed ci

44、rcuit layout wiring simple. At the same time, success in the prototype design, the development of advanced tools, a high degree of automation, their logic is very simple changes quickly. Therefore, the use of FPGA device

45、s can significantly shorten the design cycle system, and speed up the pace of product into the market,</p><p><b>  Work fast</b></p><p>  FPGA/CPLD devices work fast, generally can r

46、each several original Hertz, far larger than the DSP device. At the same time, the use of FPGA devices, the system needed to achieve circuit classes and small, and thus the pace of work of the entire system will be impr

47、oved. </p><p>  Increased system performance confidentiality </p><p>  Many FPGA devices have encryption functions in the system widely used FPGA devices can effectively prevent illegal copying

48、products were others </p><p>  To reduce costs </p><p>  FPGA device used to achieve digital system design, if only device itself into the price, sometimes you would not know it advantages, but

49、there are many factors affecting the cost of the system, taken together, the cost advantages of using FPGA is obvious. First, the use of FPGA devices designed to facilitate change, shorten design cycles, reduce developme

50、nt costs for system development; Secondly, the size and FPGA devices allow automation needs plug-ins, reducing the manufacturing system to lowe</p><p>  FPGA design principles :</p><p>  FPGA de

51、sign an important guiding principles : the balance and size and speed of exchange, the principles behind the design of the filter expression of a large number of certification. </p><p>  Here, "area&quo

52、t; means a design exertion FPGA/CPLD logic resources of the FPGA can be used to the typical consumption (FF) and the search table (IUT) to measure more general measure can be used to design logic equivalence occupied by

53、the door is measured. "pace" means stability operations in the chip design can achieve the highest frequency, the frequency of the time series design situation, and design to meet the clock cycle -- PADto pad,

54、Clock Setup Time, Clock Hold Beijing, Clock-to-Output Delay,</p><p>  One pair of size and speed is the unity of opposites contradictions body. Requirements for the design of a design while the smallest, hig

55、hest frequency of operation is unrealistic. More scientific goal should be to meet the design requirements of the design time series (includes requirements for the design frequency) premise, the smallest chip area occupi

56、ed. Or in the specified area, the design time series cushion greater frequency run higher. This fully embodies the goals of both size and speed</p><p>  Area and the exchange rate is an important FPGA design

57、 ideas. Theoretically, if a design time series cushion larger, can run much higher than the frequency design requirements, then we can through the use of functional modules to reduce the consumption of the entire chip de

58、sign area, which is used for space savings advantages of speed; Conversely, if the design of a time series demanding, less than ordinary methods of design frequency then generally flow through the string and data convers

59、ion, p</p><p>  For example. Assuming that the digital signal processing system is 350Mb/s input data flow rate, and in FPGA design, data processing modules for maximum processing speed of150Mb/s, because th

60、e data throughput processing module failed to meet requirements, it is impossible to achieve directly in the FPGA. Such circumstances, they should use "area-velocity" thinking, at least three processing modules

61、 from the first data sets will be imported and converted, and then use these three modules parallel</p><p>  FPGA is the English abbreviation Field of Programmable Gate Array for the site programmable gate a

62、rray, which is in Pal, Gal, Epld, programmable device basis to further develop the product. It is as ASIC (ASIC) in the field of a semi-customized circuit and the emergence of both a customized solution to the shortage c

63、ircuit, but overcome the original programmable devices doors circuit few limited shortcomings. </p><p>  FPGA logic module array adopted home (Logic Cell Array), a new concept of internal logic modules may i

64、nclude CLB (Configurable Logic Block), export import module IOB (Input Output Block) and internal links (Interconnect) 3. FPGA basic features are : </p><p>  Using FPGA ASIC design ASIC using FPGA circuits,

65、the chip can be used,while users do not need to vote films production. </p><p>  FPGA do other customized or semi-customized ASIC circuits throughout the Chinese specimen films. </p><p>  FPGA i

66、nternal capability and rich I/O Yinjue. </p><p>  FPGA is the ASIC design cycle, the shortest circuit, the lowest development costs, risks among the smallest device </p><p>  FPGA using high-sp

67、eed Chmos crafts, low consumption, with CMOS, TTL low-power compatible </p><p>  It can be said that the FPGA chip is for small-scale systems to improve system integration, reliability one of the best <

68、/p><p>  Currently FPGA many varieties, the Revenue software series, TI companies TPC series, the fiex ALTERA company series </p><p>  FPGA is stored in films from the internal RAM procedures for

69、the establishment of the state of its work, therefore, need to programmed the internal Ram. Depending on the different configuration, users can use a different programming methods</p><p>  Plus electricity,

70、FPGA, EPROM chips will be read into the film, programming RAM中 data, configuration is completed, FPGA into working order. Diaodian, FPGA resume into white films, the internal logic of relations disappear, FPGA to repeate

71、d use. FPGA's programming is dedicated FPGA programming tool, using generic EPROM, prom programming device can. When the need to modify functional FPGA, EPROM can only change is. Thus, with a FPGA, different programm

72、ing data to produce different circuit function</p><p>  There are a variety of FPGA model : the main model for a parallel FPGA plus a EPROM manner; From the model can support a number of films FPGA; serial p

73、rom programming model could be used serial prom FPGA programming FPGA; The external model can be engineered as microprocessors from its programming microprocessors.</p><p>  Verilog HDL is a hardware descrip

74、tion language for the algorithm level, doors at the level of abstract level to switch-level digital system design modelling. Modelling of the target figure by the complexity of the system can be something simple doors an

75、d integrity of electronic digital systems. Digital system to the levels described, and in the same manner described in Hin-time series modelling.</p><p>  Verilog HDL language with the following description

76、of capacity : design behaviour characteristics, design data flow characteristics, composition and structure designed to control and contain the transmission and waveform design a certification mechanism. All this with th

77、e use of a modelling language. In addition, Verilog HDL language programming language interface provided by the interface in simulation, design certification from the external design of the visit, including specific simu

78、lation c</p><p>  Verilog HDL language grammar is not only a definition, but the definition of each grammar structure are clear simulation, simulation exercises. Therefore, the use of such language to use Ve

79、rilog simulation models prepared by a certification. From the C programming language, the language inherited multiple operating sites and structures. Verilog HDL provides modelling capacity expansion, many of the initial

80、 expansion would be difficult to understand. However, the core subsets of Verilog HDL langu</p><p><b>  History</b></p><p>  Verilog HDL language initially in 1983 by Gateway Design

81、Automation companies for product development simulator hardware modelling language. Then it is only a dedicated language. Since their simulation, simulation devices widely used products, Verilog HDL as a user-friendly an

82、d practical language for many designers gradually accepted. In an effort to increase the popularity of the language activities, Verilog HDL language in 1990 was a public area. Open Verilog International (OVI) is to promo

83、te </p><p>  1995 Verilog language standard, known as IEEE Std 1364-1995. Integrity standards in Verilog hardware description language reference manual contains a detailed description.</p><p>  

84、Main capacity</p><p>  Listed below are the main Verilog hardware description language ability</p><p>  *Basic logic gate, and, for example, or have embedded in the language and nand</p>

85、<p>  * Users of the original definition of the term (UDP), the flexibility. Users can be defined in the original language combinations logic original language, the original language of logic could also be time seri

86、es</p><p>  * Switches class infrastructure models, such as the nmos and pmos also be embedded in the language</p><p>  * Hin-language structure designated for the cost of printing the design an

87、d trails Shi Shi and design time series checks.</p><p>  * Available three different ways to design or mixed mode modelling. These methods include : acts described ways - use process of structural modelling;

88、 Data flow approach - use of a modelling approach Fuzhi expression; Structured way - using examples of words to describe modular doors and modelling.</p><p>  * Verilog HDL has two types of data : data types

89、 and sequence data line network types. Line network types that the physical links between components and sequence types that abstract data storage components.</p><p>  * To describe the level design, the str

90、ucture can be used to describe any level module example</p><p>  * Design size can be arbitrary; Language is design size (size) impose any restrictions</p><p>  * And the machine can read Verilo

91、g language, it may as EDA tools and languages of the world between the designers </p><p>  * Verilog HDL language to describe capacity through the use of programming language interface (PLI) mechanism furthe

92、r expansion. PLI is to allow external functions of the visit Verilog module information, allowing designers and simulator world Licheng assembly </p><p>  * Design to be described at a number of levels, from

93、 the switch level, doors level, register transfer level (RTL) to the algorithm level, including the level of process and content </p><p>  * To use embedded switching level of the original language in class

94、switch design integrity modelling * Same language can be used to generate simulated incentive and certification by the designated testing conditions, such as the value of imports of the designated </p><p>  

95、*Verilog HDL simulation to monitor the implementation of certification, the certification process of implementing the simulation can be designed to monitor and demonstrate value. These values can be used to compare with

96、the expectations that are not matched in the case of print news reports. </p><p>  * Acts described in the class, not only in the RTL level Verilog HDL design description, and to describe their level archite

97、cture design algorithm level behavioural description </p><p>  * Examples can use doors and modular structure of language in a class structure described </p><p>  * Verilog HDL mixed mode modell

98、ing capabilities in the design of a different design in each module can level modelling </p><p>  * Verilog HDL has built-in logic function, such as </p><p>  *Structure of high-level programmin

99、g languages, such as conditions of expression, and the cycle of expression language, language can be used </p><p>  * To it and can display regular modelling * Provide a powerful document literacy </p>

溫馨提示

  • 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
  • 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
  • 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
  • 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
  • 5. 眾賞文庫(kù)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
  • 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
  • 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。

評(píng)論

0/150

提交評(píng)論