版權(quán)說明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡介
1、1 / 31,SPECIFICATIONFORAPPROVAL,*When you obtain standard approval, please use the above model name without suffix,BUYER,,MODEL,,SUPPLIER,LG Display CO., Ltd.,*MODEL,LM190WX1,SUFFIX,TLP1,,SIGNATURE,DATE,/,,Please retu
2、rn 1 copy for your confirmationWith your signature and comments.,,,,,,,/,/,,DELL,J.H. Park / G.Manager,,,Product Engineering Dept.LG Display Co., Ltd,APPROVED BY,DATE,,,,,REVIEWED BY,PREPARED BY,H.S. Kim / Manager [C],
3、J.H. Ji / Engineer,,,,,J.H. Park / Manager [P],,S.Y. An / Manager [M],,,,,,,,,,,,,,( ) Preliminary Specification(◆) Final Specification,2 / 31,Contents,3 / 31,,Record of Revisions,4 / 31,1. General Description,LM190WX
4、1-TLP1 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode FluorescentLamp(CCFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type
5、display operating in the normally white mode. It has a 19.0 inch diagonally measured active display area with WXGA+ resolution (900 vertical by 1440 horizontal pixel array) Each pixel is divided into Red, Green and Blue
6、sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal for each dot, thus, presenting a palette of more than 16,7M colo
7、rs with Advanced-FRC(Frame Rate Control). It has been designed to apply the interface method that enables low power, high speed, low EMI. FPD Link or compatible must be used as a LVDS(Low Voltage Differential Signaling)
8、chip. It is intended to support applications where thin thickness, wide viewing angle, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, th
9、e LM190WX1-TLP1 characteristics provide an excellent flat panel display for office automation products such as monitors.,,FIG. 1 Block Diagram,General Features,Outline Dimension,428.0(H) x 278.0(V) x 14.5(D) mm(Typ.),Ac
10、tive screen size,18.95 inches (481.33mm) diagonal (Aspect ratio 16:10),Pixel Pitch,0.2835(H)mm x 0.2835(V)mm,Pixel Format,1440 horizontal By 900 vertical Pixels. RGB stripe arrangement,Color depth,16.7M colors,Luminance,
11、 white,300 cd/m2 ( Center 1Point, Typ.),Power Consumption,Weight,1,670g(Typ.),Display operating mode,Transmissive mode, normally White,Surface treatments,Hard coating (3H), Anti-glare treatment of the front polarizer,Int
12、erface,LVDS 2Port,Viewing Angle (CR>10),R/L 170(Typ.), U/D 160(Typ.),,,,,,,,,,,,,,,,,Total 15.0 Watt(Typ.), (4.2 W@VLCD , 10.8 W@[Lamp=7.5mA]),5 / 31,,2. Absolute Maximum Ratings,The following are maximum values whic
13、h, if exceeded, may cause faulty operation or damage to the unit.,Note : 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39 °C Max, and no con
14、densation of water.,Table 1. Absolute Maximum Ratings,FIG. 2 Temperature and Relative Humidity,6 / 31,3. Electrical Specifications,3-1. Electrical Characteristics,It requires two power inputs. One is employed to power th
15、e LCD electronics and to drive the TFT array and liquid crystal. The second input power for the CCFL/Backlight, is typically generated by an inverter. The inverter is an external unit to the LCDs.,Note : 1. The
16、specified current and power consumption are under the VLCD=5.0V, 25 ? 2°C, fV=60Hz condition whereas mosaic pattern(8 x 6) is displayed and fV is the frame frequency. 2. The current is specified at the m
17、aximum current pattern. 3. Permissive power ripple should be measured under VCC=5.0V, 25°C, fV=75Hz condition and At that time, we recommend the bandwidth configuration of oscilloscope is to be u
18、nder 20MHz. 4. The duration of rush current is about 2ms and rising time of power Input is 500us ? 20%.,Mosaic Pattern(8 x 6),White : 255GrayBlack : 0Gray,,FIG.3 Pattern for Electrical Characteristics,Power Consump
19、tion Measurement,,Full Black Pattern,Power Input Ripple,Table 2. Electrical Characteristics,7 / 31,Table 3. Electrical Characteristics,Note : The design of the inverter must have specifications for the lamp in LCD
20、Assembly. The performance of the Lamp in LCM, for example life time or brightness, is extremely influenced by the characteristics of the DC-AC inverter. So all the parameters of an inverter should be carefully
21、 designed so as not to produce too much leakage current from high-voltage output of the inverter. When you design or order the inverter, please make sure unwanted lighting caused by the mismatch of the lamp a
22、nd the inverter (no lighting, flicker, etc) never occurs. When you confirm it, the LCD–Assembly should be operated in the same condition as installed in you instrument. ※ Do not attach a conducting tape to lamp c
23、onnecting wire. If the lamp wire attach to a conducting tape, TFT-LCD Module has a low luminance and the inverter has abnormal action. Because leakage current is occurred between lamp wire and conducting tape.
24、 1. Specified values are for a single lamp. 2. Operating voltage is measured at 25 ? 2°C. The variance of the voltage is ? 10%. 3. The voltage above VS should be applied to the lamps for more than 1
25、second for start-up. (Inverter open voltage must be more than lamp starting voltage.) Otherwise, the lamps may not be turned on. The used lamp current is the lamp typical current. 4. Lamp frequency may pro
26、duce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and
27、from its harmonics in order to prevent interference.5. Let’s define the brightness of the lamp after being lighted for 5 minutes as 100%. TS is the time required for the brightness of the center of the lamp to be
28、not less than 95%. 6. The lamp power consumption shown above does not include loss of external inverter. The used lamp current is the lamp typical current. (PBL = VBL x IBL x NLamp ) 7. The life is determin
29、ed as the time at which brightness of the lamp is 50% compared to that of initial value at the typical lamp current on condition of continuous operating at 25 ? 2°C.,8 / 31,* Asymmetry rate: | I p –
30、I –p | / Irms x 100%* Distortion rate I p (or I –p) / Irms,Note : 8. The output of the inverter must have symmetrical(negative and positive) voltage waveform and symmetrical current waveform (Unsymme
31、trical ratio is less than 10%). Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Requirements for a system inverter design, which is intended to
32、 have a better display performance, a better power efficiency and a more reliable lamp, are following.It shall help increase the lamp lifetime and reduce leakage current. a. The asymmet
33、ry rate of the inverter waveform should be less than 10%. b. The distortion rate of the waveform should be within √2 ±10%. * Inverter output waveform had better be more similar to ideal sine wave.
34、 9. The inverter which is combined with this LCM, is highly recommended to connect coupling(ballast) condenser at the high voltage output side. When you use the inverter which has not co
35、upling(ballast) condenser, it may cause abnormal lamp lighting because of biased mercury as time goes. 10.In case of edgy type back light with over 4 parallel lamps, input current and voltage wave
36、form should be synchronized,9 / 31,3-2. Interface Connections,Table 4. Module Connector(CN1) Pin Configuration,LCD connector(CN1) : GT103-30S-H23 (LSM), IS100-L30B-C23 (UJU) Mating connector : FI-X30H and FI-X30HL (JAE
37、) or Equivalent,123456789101112131415161718192021222324252627282930,Pin No,Symbol,Description,RXO0- RXO0+ RXO1- RXO1+ RXO2- RXO2+ GND RXOC- RXOC+ RXO3- RXO3+ RXE0- RXE0+ GND RX
38、E1- RXE1+ GND RXE2- RXE2+ RXEC- RXEC+ RXE3- RXE3+ GND NC NC PWM_OUT VLCD VLCD VLCD,Minus signal of 1st channel 0 (LVDS) Plus signal of 1st channel 0 (LVDS) Minus signal of 1st channel 1 (LVDS)
39、 Plus signal of 1st channel 1 (LVDS) Minus signal of 1st channel 2 (LVDS) Plus signal of 1st channel 2 (LVDS) Ground Minus signal of 1st clock channel (LVDS) Plus signal of 1st clock channel (L
40、VDS) Minus signal of 1st channel 3 (LVDS) Plus signal of 1st channel 3 (LVDS) Minus signal of 2nd channel 0 (LVDS) Plus signal of 2nd channel 0 (LVDS) Ground Minus signal of 2nd channel 1 (L
41、VDS) Plus signal of 2nd channel 1 (LVDS) Ground Minus signal of 2nd channel 2 (LVDS) Plus signal of 2nd channel 2 (LVDS) Minus signal of 2nd clock channel (LVDS) Plus signal of 2nd clock cha
42、nnel (LVDS) Minus signal of 2nd channel 3 (LVDS) Plus signal of 2nd channel 3 (LVDS) Ground No Connection (For LCD internal use only.) No Connection (For LCD internal use only.) Reference si
43、gnal for burst frequency inverter control Power Supply (5.0V) Power Supply (5.0V) Power Supply (5.0V),First Pixel data,Second Pixel data,,,10 / 31,FIG. 4 Connector Diagram,,Rear View of LCM,Note: 1
44、. NC: No Connection. 2. All GND(ground) pins should be connected together and to Vss which should also be connected to the LCD’s metal frame. 3. All VLCD (power input) pins should be connected tog
45、ether. 4. Input Level of LVDS signal is based on the IEA 664 Standard. 5. PWM_OUT is a reference signal for inverter control. This PWM signal is synchronized with vertical frequency. Its fr
46、equency is 3 times of vertical frequency, and its duty ratio is 50%. If the system don’t use this pin, do not connect.,,1’st signal pairs,2’nd signal pairs,Power(+5V),,GT103-30S-H23 (LSM),,,,,PWM_OUT,,11 / 31,FI
47、G. 5 Backlight Connector Diagram,Table 5. Backlight Connector Pin Configuration(CN2,CN3),The backlight interface connector is a model 35001HS-02LD manufactured by YEONHO.The mating connector part number are 35001WR-02
48、L(2pin) or equivalent. The pin configuration for the connector is shown in the table below.,Note : 1. The high voltage power terminal is colored Gray. 2. The low voltage pin color is Blue. 3. The b
49、acklight ground should be common with LCD metal frame.,,,,,,,Up Side,Down Side,,CN2,,,CN3,,Lamp1,,Lamp2,12 / 31,3-3-1. DC Specification,3-3-2. AC Specification,3-3. LVDS Input Characteristics,,,LVDS Data,,,,,,,,,,,,,,,
50、,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,t,SKEW,,,,,,,,,,,,,,LVDS Clock,T,clk,,,1,),85,MHz,>,Fclk,≥,65,MHz,:,-,400,~,+,400,2,),65,MHz,>,Fclk,≥,25,MHz,:,-,600,~,+,600,,,13 / 31,,,,3-3-3. LVDS Data format,14
51、 / 31,Notes : 1. Refer to LVDS Transmitter Data Sheet for detail descriptions. 2. 7 means MSB and 0 means LSB at R,G,B pixel data,Table 6. Required Signal Assignment for Flat Link(NS:DS90CF383) Transmitte
52、r,15 / 31,3-4. Signal Timing Specifications,Table 7. Timing Table,This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifi
53、cations for it’s proper operation.,Note: 1. DE Only mode operation. The input of Hsync & Vsync signal does not have an effect on LCD normal operation. 2. The performance of the electro-optical characteristi
54、cs may be influenced by variance of the vertical refresh rates. 3. Horizontal period should be even.,16 / 31,3-5. Signal Timing Waveforms,,1. DCLK , DE, DATA waveforms,2. Horizontal waveform,3. Vertical wavefor
55、m,17 / 31,3-6. Color Input Data Reference,The brightness of each primary color (red,green and blue) is based on the 8bit gray scale data input for the color ; the higher the binary input, the brighter the color. The tab
56、le below provides a reference for color versus data input.,Table 8. Color Data Reference,18 / 31,3-7. Power sequence,Table 9. Power Sequence,,Notes : 1. Please VLCD power on only after connecting interface cable t
57、o LCD. 2. Please avoid floating state of interface signal at invalid period. 3. When the interface signal is invalid, be sure to pull down the power supply for LCD VLCD to 0V. 4. Lamp power must be tu
58、rn on after power supply for LCD an interface signal are valid.,Interface Signal (Tx),Power for LAMP,VLCDPower Supply For LCD,19 / 31,3-8. VLCD Power Dip Condition,1) Dip condition 3.5V ≤VLCD< 4.5V , td≤20ms 2)
59、 VLCD< 3.5V VLCD-dip conditions should also follow the Power On/Off conditions for supply voltage.,4.5V,3.5V,VLCD,td,,,,,,,,,,,,,FIG. 6 Power Dip Condition,,GND(ground),20 / 31,4. Optical Specification,Optical c
60、haracteristics are determined after the unit has been ‘ON’ for 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of ? and ? eq
61、ual to 0 °.FIG. 7 presents additional information concerning the measurement equipment and method.,Table 10. Optical Characteristics,Ta= 25°C, VLCD=5.0V, fV=60Hz, fCLK=51.9MHz, IBL=7.5mA,FIG. 7 Optical Charac
62、teristic Measurement Equipment and Method,,21 / 31,Notes :,FIG. 8 Luminance Measuring Point,Notes :,1. Contrast ratio(CR) is defined mathematically as : Surface luminance with al
63、l white pixels Contrast ratio = Surface luminance with all black pixels It is measured at center point(1) 2. Surface luminance is the luminance value at ce
64、nter 1 point(1) across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 8. 3. The variation in surface luminance , ? WHITE is defined as
65、 Minimum (P1,P2 …..P9) ? WHITE = *100 Maximum (P1,P2 …..P9) For more information see
66、Figure 8.,,,,,,,H : 408.24 mmV : 255.15 mm@ H,V : Active Area,,,22 / 31,FIG. 9 Response Time,4. Response time is the time required for the display to transition from black to white (Decay Time, TrD) and from whit
67、e to black (Rise Time, TrR) The sampling rate is 2,500 sample/sec. For additional information see FIG. 9. The response time is defined as the following figure and shall be measured by switching the in
68、put signal for each gray to gray.,5. Viewing angle is the angle at which the contrast ratio is greater than 10 or 5. The angles are determined for the horizontal or x axis and the vertical or y axis with respect
溫馨提示
- 1. 本站所有資源如無特殊說明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒有圖紙預(yù)覽就沒有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 眾賞文庫僅提供信息存儲(chǔ)空間,僅對用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對自己和他人造成任何形式的傷害或損失。
最新文檔
- lm190e03-tlb2_cas_dell_ver1[1].0_111005
- 1-1 dell成功的營銷策略
- N0R1Z2_05.PDF
- N0R1Z2-01.PDF
- N0R1Z2_05.PDF
- N0R1Z2-01.PDF
- 190%224A0(1:1.5)dangyouhuan.dwg
- 190%224A0(1:1.5)dangyouhuan.dwg
- 190%224A0(1:1.5)dangyouhuan.dwg
- 190%224A0(1:1.5)dangyouhuan.dwg
- final-drawing_1.dwg
- N0R1Z2_03_00.PDF
- N0R1Z2_05_00.PDF
- N0R1Z2_05_01.PDF
- N0R1Z2-01_02.PDF
- N0R1Z2_03_00.PDF
- N0R1Z2-01-01.PDF
- final-drawing_1.dwg
- N0R1Z2-01_02.PDF
- N0R1Z2-01_EX.PDF
評論
0/150
提交評論