版權(quán)說(shuō)明:本文檔由用戶提供并上傳,收益歸屬內(nèi)容提供方,若內(nèi)容存在侵權(quán),請(qǐng)進(jìn)行舉報(bào)或認(rèn)領(lǐng)
文檔簡(jiǎn)介
1、1 / 30,SPECIFICATIONFORAPPROVAL,,,,,,,,,,,,,G.T. Kim / G.Manager,*When you obtain standard approval, please use the above model name without suffix,,,SIGNATURE,DATE,/,,,Please return 1 copy for your confirmationWith
2、 your signature and comments.,Product Engineering Dept.LG. Philips LCD Co., Ltd,APPROVED BY,DATE,,,,,REVIEWED BY,PREPARED BY,B.C. Song / Manager,K.H. HWANG / Engineer,BUYER,DELL,MODEL,,SUPPLIER,LG.Philips LCD CO., Lt
3、d.,*MODEL,LM190E03,SUFFIX,TLB2,,,,,,,,,/,/,( ) Preliminary Specification(◆) Final Specification,2 / 30,Contents,3 / 30,RECORD OF REVISIONS,,,RECORD OF REVISIONS,Revision No,Description,Date,Page,Ver 1.0,Final specific
4、ation,Jun.16, 2005,1,,,,,,4 / 30,1. General Description,LM190E03-TLB2 is a Color Active Matrix Liquid Crystal Display with an integral Cold Cathode FluorescentLamp(CCFL) backlight system. The matrix employs a-Si Thin Fi
5、lm Transistor as the active element. It is a transmissive type display operating in the normally white mode. It has a 19.0 inch diagonally measured active display area with SXGA resolution (1024 vertical by 1280 horizont
6、al pixel array) Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 8-bit gray scale signal f
7、or each dot, thus, a palette of more than 16,2M colors with FRC(Frame Rate Control). It has been designed to apply the interface method that enables low power, high speed, low EMI. FPD Link or compatible must be used as
8、a LVDS(Low Voltage Differential Signaling) chip. It is intended to support applications where thin thickness, wide viewing angle, low power are critical factors and graphic displays are important. In combination with the
9、 vertical arrangement of the sub-pixels, the LM190E03-TLB2 characteristics provide an excellent flat panel display for office automation products such as monitors.,,General Features,Outline Dimension,396.0(H) x 324.0(V)
10、x 16.5(D) mm(Typ.),Active screen size,19.0 inches (481.9mm) diagonal,Pixel Pitch,0.098*RGB(H)mm x 0.294(V)mm,Pixel Format,1280 horizontal By 1024 vertical Pixels. RGB stripe arrangement,Color depth,16.2M colors,Luminance
11、, white,300 cd/m2 ( Center 1Point, typ),Power Consumption,Weight,2300g (Typ.),Display operating mode,Transmissive mode, normally White,Surface treatments,Hard coating (3H), Anti-glare treatment of the front polarizer,Tot
12、al 22.29 Watt(Typ.), (2.65 W@VLCD , 19.64 W@[Lamp=7.5mA]),Interface,LVDS 2Port,Viewing Angle (CR>10),Viewing Angle Free [ R/L 140(Typ.), U/D 140(Typ.) ],,,,,,,,,,,,,,,,,FIG. 1 Block diagram,5 / 30,,,,,,,,,,90%,,,,,,
13、,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,10,20,30,40,50,60,70,80,0,-20,0,10,20,30,40,50,,Dry Bulb Temperature [C],Wet BulbTemperature [C],,,,Storage,Ope
14、ration,,,Humidity [(%)RH],10%,40%,60%,60,,,,,,2. Absolute Maximum Ratings,The following are maximum values which, if exceeded,may cause faulty operation or damage to the unit.,Note : 1. Temperature and relative humidity
15、 range are shown in the figure below. Wet bulb temperature should be 39 °C Max, and no condensation of water.,Table 1. Absolute Maximum Ratings,FIG. 2 Temperature and relative humidity,6 / 30,3. Elec
16、trical Specifications,3-1. Electrical Characteristics,It requires two power inputs. One is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second input power for the CCFL/Backligh
17、t, is typically generated by an inverter. The inverter is an external unit to the LCDs.,Table 2. Electrical Characteristics,Note : 1. The specified current and power consumption are under the VLCD=5.0
18、V, 25 ? 2°C,fV=60Hz condition whereas mosaic pattern(8 x 6) is displayed and fV is the frame frequency. 2. The current is specified at the maximum current pattern. 3. The duration of rush current
19、is about 2ms and rising time of power Input is 500us ? 20%.,Mosaic Pattern(8 x 6),White : 255GrayBlack : 0Gray,,FIG.3 Mosaic pattern for power consumption measurement,7 / 30,Table 3. ELECTRICAL CHARACTERISTICS,Note :
20、 The design of the inverter must have specifications for the lamp in LCD Assembly. The performance of the Lamp in LCM, for example life time or brightness, is extremely influenced by the characteristics of the
21、DC-AC inverter. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter. When you design or order the inverter, pl
22、ease make sure unwanted lighting caused by the mismatch of the lamp and the inverter (no lighting, flicker, etc) never occurs. When you confirm it, the LCD–Assembly should be operated in the same condition as
23、installed in you instrument. ※ Do not attach a conducting tape to lamp connecting wire. If the lamp wire attach to a conducting tape, TFT-LCD Module has a low luminance and the inverter has abnormal action.
24、 Because leakage current is occurred between lamp wire and conducting tape. 1. Specified values are for a single lamp. 2. Operating voltage is measured at 25 ? 2°C. The variance of the voltage is ? 10%.
25、 3. The voltage above VS should be applied to the lamps for more than 1 second for start-up. (Inverter open voltage must be more than lamp starting voltage.) Otherwise, the lamps may not be turned on. The
26、used lamp current is the lamp typical current. 4. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall
27、be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.5. Let’s define the brightness of the lamp after being lighted for 5 minutes as 100%.
28、TS is the time required for the brightness of the center of the lamp to be not less than 95%. 6. The lamp power consumption shown above does not include loss of external inverter. The used lamp current is the l
29、amp typical current. (PBL = VBL x IBL x NLamp ) 7. The life is determined as the time at which brightness of the lamp is 50% compared to that of initial value at the typical lamp current on condition of cont
30、inuous operating at 25 ? 2°C.,8 / 30,* Asymmetry rate: | I p – I –p | / Irms x 100%* Distortion rate I p (or I –p) / Irms,8. The output of the inverter must have symmetrical(negative and positive) vol
31、tage waveform and symmetrical current waveform (Unsymmetrical ratio is less than 10%). Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave.
32、Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp, are following.It shall help increase the lamp life
33、time and reduce leakage current. a. The asymmetry rate of the inverter waveform should be less than 10%. b. The distortion rate of the waveform should be within √2 ±10%. * Inverter
34、 output waveform had better be more similar to ideal sine wave. 9. The inverter which is combined with this LCM, is highly recommended to connect coupling(ballast) condenser at the high voltage
35、output side. When you use the inverter which has not coupling(ballast) condenser, it may cause abnormal lamp lighting because of biased mercury as time goes. 10.In case of edgy type back light with
36、over 4 parallel lamps, input current and voltage wave form should be synchronized,9 / 30,3-2. Interface Connections,Table 4. MODULE CONNECTOR(CN1) PIN CONFIGURATION,─ LCD Connector(CN1) : FI-XB30SSRL-HF16 (Ma
37、nufactured by JAE) and IS100-L30R-C23(UJU) or Equivalent─ Mating Connector : FI-X30H and FI-X30HL (Manufactured by JAE) or Equivalent,123456789101112131415161718192021222324252627282930,Pin
38、No,Symbol,Description,RXO0- RXO0+ RXO1- RXO1+ RXO2- RXO2+ GND RXOC- RXOC+ RXO3- RXO3+ RXE0- RXE0+ GND RXE1- RXE1+ GND RXE2- RXE2+ RXEC- RXEC+ RXE3- RXE3+ GND GND NC GND VLCD VLCD VLCD,Minus
39、signal of 1'st channel 0 (LVDS) Plus signal of 1'st channel 0 (LVDS) Minus signal of 1'st channel 1 (LVDS) Plus signal of 1'st channel 1 (LVDS) Minus signal of 1'st channel 2 (LVDS
40、) Plus signal of 1'st channel 2 (LVDS) Ground Minus signal of 1'st clock channel (LVDS) Plus signal of 1'st clock channel (LVDS) Minus signal of 1'st channel 3 (LVDS) Plus si
41、gnal of 1'st channel 3 (LVDS) Minus signal of 2'nd channel 0 (LVDS) Plus signal of 2'nd channel 0 (LVDS) Ground Minus signal of 2'nd channel 1 (LVDS) Plus signal of 2'nd chann
42、el 1 (LVDS) Ground Minus signal of 2'nd channel 2 (LVDS) Plus signal of 2'nd channel 2 (LVDS) Minus signal of 2'nd clock channel (LVDS) Plus signal of 2'nd clock channel (LVDS)
43、 Minus signal of 2'nd channel 3 (LVDS) Plus signal of 2'nd channel 3 (LVDS) Ground Ground No Connection Ground Power Supply +5.0V Power Supply +5.0V Power Supply +5.0V,10
44、 / 30,Note: 1. NC: No Connection. 2. All GND(ground) pins should be connected together and to Vss which should also be connected to the LCD’s metal frame. 3. All VLCD (power inp
45、ut) pins should be connected together. 4. Input Level of LVDS signal is based on the IEA 664 Standard.,FIG. 4 Connector diagram,,Rear view of LCM,#1,,,,,#30,,,,,,,,,,,,#1,#30,FI-XB30SSRL-HF16(JAE),CN1,1’st si
46、gnal pairs,2’nd signal pairs,Power(5V),,,,11 / 30,Table 5. REQUIRED SIGNAL ASSIGNMENT FOR Flat Link(NS:DS90CF383) Transmitter,Notes : Refer to LVDS Transmitter Data Sheet for detail descriptions.,Pin #,Require Signal,
47、Pin Name,Pin #,Require Signal,Pin Name,1,Power Supply for TTL Input,VCC,29,Ground pin for TTL,GND,2,TTL Input (R7),D5,30,TTL Input (DE),D26,3,TTL Input (R5),D6,31,TTL Level clock Input,TX CLKIN,4,TTL Input (G0),D7,32,Pow
48、er Down Input,PWR DWN,5,Ground pin for TTL,GND,33,Ground pin for PLL,PLL GND,6,TTL Input (G1),D8,34,Power Supply for PLL,PLL VCC,7,TTL Input (G2),D9,35,Ground pin for PLL,PLL GND,8,TTL Input (G6),D10,36,Ground pin for LV
49、DS,LVDS GND,9,Power Supply for TTL Input,VCC,37,Positive LVDS differential data output 3,TxOUT3+,10,TTL Input (G7),D11,38,Negative LVDS differential data output 3,TxOUT3-,11,TTL Input (G3),D12,39,Positive LVDS differenti
50、al clock output,TX CLKOUT+,12,TTL Input (G4),D13,40,Negative LVDS differential clock output,TX CLKOUT-,13,Ground pin for TTL,GND,41,Positive LVDS differential data output 2,TX OUT2+,14,TTL Input (G5),D14,42,Negative LVDS
51、 differential data output 2,TX OUT2-,15,TTL Input (B0),D15,43,Ground pin for LVDS,LVDS GND,16,TTL Input (B6),D16,44,Power Supply for LVDS,LVDS VCC,17,Power Supply for TTL Input,VCC,45,Positive LVDS differential data outp
52、ut 1,TX OUT1+,46,Negative LVDS differential data output 1,TX OUT1-,18,TTL Input (B7),D17,47,Positive LVDS differential data output 0,TX OUT0+,48,Negative LVDS differential data output 0,TX OUT0-,19,TTL Input (B1),D18,20,
53、TTL Input (B2),D19,49,Ground pin for LVDS,LVDS GND,21,Ground pin for TTL Input,GND,22,TTL Input (B3),D20,23,TTL Input (B4),D21,50,TTL Input (R6),D27,51,TTL Input (R0),D0,24,TTL Input (B5),D22,25,TTL Input (RSVD),D23,52,T
54、TL Input (R1),D1,53,Ground pin for TTL,GND,26,Power Supply for TTL Input,VCC,54,TTL Input (R2),D2,55,TTL Input (R3),D3,27,TTL Input (HSYNC),D24,56,TTL Input (R4),D4,28,TTL Input (VSYNC),D25,12 / 30,The backlight interfac
55、e connector is a model 1674817-1 manufactured by AMP (or BHSR-2VS-1(JST) is compatible). The mating connector part number are SM02B-BHSS-1-TB(2pin) or equivalent. The pin configuration for the connector is shown in t
56、he table below.,,,,,Table 6. BACKLIGHT CONNECTOR PIN CONFIGURATION(CN2,CN3,CN4,CN5),FIG. 5 BACKLIGHT CONNECTOR DIAGRAM,,,,,,,Up Side,Down Side,,,CN2,CN3,,,,,CN4,CN5,Notes: 1. The high voltage power terminal is colore
57、d gray, sky blue. 2. The low voltage pin color is black, blue.,,,,Lamp1,Lamp2,,,Lamp3,Lamp4,13 / 30,3-3. Signal Timing Specifications,Table 7. Timing Table,This is the signal timing required at the input o
58、f the User connector. All of the interface signal timing should be satisfied with the following specifications for it’s proper operation.,Note: 1. DE Only mode operation 2. tHFP + tWH + tHBP < (1/2) tHV 3
59、. The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rates. 4. Vsync, Hsync should be keep the above specification. 5. Hsync Period, Hsync Width and
60、Horizontal Back Porch should be any times of a character number (8).,14 / 30,3-4. Signal Timing Waveforms,,,,0.7VcC,0.3VcC,,,,,,,,,,,,,tCLK,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,Invalid data,Valid
61、 data,Invalid data,Invalid data,Invalid data,Pixel 0,0,Pixel 2,0,Pixel 1,0,Pixel 3,0,DE(Data Enable),Valid data,,0.5 VcC,,,,,,,,,,,,tHP,tHBP,tHV,tHFP,,,tVP,,tWV,,tVBP,tVV,,tVFP,HSync,VSync,DE(Data Enable),DE(Data Ena
62、ble),DCLK,First data,Second data,Hsync, Vsync, DE, Data,tWH,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,VcC = 3.3V(Typ.),15 / 30,3-5. Color Input Data Reference,The brightness of each primary color (red,green and blue) is based on t
63、he 8-bit gray scale data input for the color ; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.,Table 8. COLOR DATA REFERENCE,16 / 30,3-6. Power Seq
64、uence,Notes : 1. Please avoid floating state of interface signal at invalid period. 2. When the interface signal is invalid, be sure to pull down the power supply for LCD VLCD to 0V. 3. Lamp power mu
65、st be turn on after power supply for LCD an interface signal are valid.,Interface Signal (Tx),Power for LAMP,VLCDPower Supply For LCD,Table 9. POWER SEQUENCE,,17 / 30,3-7. VLCD Power Dip Condition,1) Dip condition 3
66、.5V ≤VLCD< 4.5V , td≤20ms 2) VLCD< 3.5V VLCD-dip conditions should also follow the Power On/Off conditions for supply voltage.,4.5V,3.5V,VLCD,td,,,,,,,,,,,,,FIG. 6 Power dip condition,,18 / 30,4. Optical Sp
67、ecification,Optical characteristics are determined after the unit has been ‘ON’ for 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewin
68、g angle of ? and ? equal to 0 °.FIG. 7 presents additional information concerning the measurement equipment and method.,Table 10. OPTICAL CHARACTERISTICS,Ta= 25°C, VLCD=5.0V, fV=60Hz fCLK=54MHz,IBL=7.5mA,FIG
69、. 7 Optical Characteristic Measurement Equipment and Method,19 / 30,Notes :,FIG. 8 Luminance measuring point,Notes :,1. Contrast ratio(CR) is defined mathematically as : Surface
70、luminance with all white pixels Contrast ratio = --------------------------------------------------------- Surface luminance with all black pixels It is mea
71、sured at center point(1) 2. Surface luminance is the luminance value at center 1 point(1) across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 8.3.
72、The variation in surface luminance , ? WHITE is defined as Maximum (P1,P2 …..P9) ? WHITE = ---------------------------------------------
溫馨提示
- 1. 本站所有資源如無(wú)特殊說(shuō)明,都需要本地電腦安裝OFFICE2007和PDF閱讀器。圖紙軟件為CAD,CAXA,PROE,UG,SolidWorks等.壓縮文件請(qǐng)下載最新的WinRAR軟件解壓。
- 2. 本站的文檔不包含任何第三方提供的附件圖紙等,如果需要附件,請(qǐng)聯(lián)系上傳者。文件的所有權(quán)益歸上傳用戶所有。
- 3. 本站RAR壓縮包中若帶圖紙,網(wǎng)頁(yè)內(nèi)容里面會(huì)有圖紙預(yù)覽,若沒(méi)有圖紙預(yù)覽就沒(méi)有圖紙。
- 4. 未經(jīng)權(quán)益所有人同意不得將文件中的內(nèi)容挪作商業(yè)或盈利用途。
- 5. 眾賞文庫(kù)僅提供信息存儲(chǔ)空間,僅對(duì)用戶上傳內(nèi)容的表現(xiàn)方式做保護(hù)處理,對(duì)用戶上傳分享的文檔內(nèi)容本身不做任何修改或編輯,并不能對(duì)任何下載內(nèi)容負(fù)責(zé)。
- 6. 下載文件中如有侵權(quán)或不適當(dāng)內(nèi)容,請(qǐng)與我們聯(lián)系,我們立即糾正。
- 7. 本站不保證下載資源的準(zhǔn)確性、安全性和完整性, 同時(shí)也不承擔(dān)用戶因使用這些下載資源對(duì)自己和他人造成任何形式的傷害或損失。
最新文檔
- lm190wx1-tlp1_final_cas_dell%28tpv%29_z2ver1[1].0_090618
- 190%224A0(1:1.5)dangyouhuan.dwg
- 190%224A0(1:1.5)dangyouhuan.dwg
- 190%224A0(1:1.5)dangyouhuan.dwg
- 190%224A0(1:1.5)dangyouhuan.dwg
- N0R1Z2_03_00.PDF
- N0R1Z2_03_00.PDF
- e2-e1-e1cb-雙分子消除反應(yīng)
- e2-e1-e1cb-雙分子消除反應(yīng)
- e6_03 投標(biāo)總價(jià)封面1
- 1-1 dell成功的營(yíng)銷(xiāo)策略
- YFL2-1-03-03.dwg
- YFL2-1-03-03.dwg
- YFL2-1-03-03.dwg
- YFL2-1-03-03.dwg
- a1b00027---dell品質(zhì)系統(tǒng)
- 大鼠轉(zhuǎn)錄因子e2f1e2f1酶聯(lián)免疫分析
- e190飛機(jī)性能簡(jiǎn)介
- 無(wú)線用戶手冊(cè) ver20100222 -1
- YFL2-1-03-04.dwg
評(píng)論
0/150
提交評(píng)論