集成電路成品率測試結(jié)構(gòu)自動(dòng)實(shí)現(xiàn)與研究.pdf

1、浙江大學(xué)電氣學(xué)院碩士學(xué)位論文集成電路成品率測試結(jié)構(gòu)自動(dòng)實(shí)現(xiàn)與研究姓名：胡雄申請(qǐng)學(xué)位級(jí)別：碩士專業(yè)：電路與系統(tǒng)指導(dǎo)教師：史崢20100118浙江大學(xué)碩士學(xué)位論文Abstract111thep硒tfewdecades，microelec刪ctechnologygetar刁lpiddeVelopment，whilea謝e哆ofelec仃0nicproductapplicationsb嬲mademodemICsySteml鶘e粕dcomplex

2、i劬ttlenmoreandmorechallengesarebringt0theinte黜dci刪itm孤mfacturingtc吐IniquesDesignf0rmanufacturingon洫tegratedc曲cuitsatthistimew硒in仃oducedtoICAsmerequ訊：mentsin也edesignf0rmamd囊cturing嬲well緦theICsystemsizeandcomplexi劬testingh

3、乏略beenIargerusedinICprocess，anditSimpoI切nceisalsogrowingThen也eSu【bmic啪趾dnanoAgeiscoming，tcsts饑lCtur懿arebecomingmorecomplex，awieIemgeofus髓areVariedICmanufactllrers’consttestingincre勰est0morchigh，especiaUyinmeesta：blisllnl

4、entofala瑪escalechipof也eteststnlctureof缸eandla_borcosts皿isarticleproposesadim確吐approach謝血metraditionalteI—to巧oftheesta_blishmentofla瑪e—scaletests協(xié)lcturemethods一觚【tomaticallybuildtests仃uctureThis印proachusesparame仃icmethodS

5、t0buildahie刪Fchicals仃uctu】孵ofasinglet)，peoftesttemplates，孤1d也enusedf0r1a瑪e—scaleinstancesofmetemplatet0complete也e鋤tiletestchip，accomplishedwi也aso熊ⅣareintllewholeprocessWhenbuildingatemplatestlllctllre，therearetwoimpo砌nt、

6、張ys，onet0sct出epropeniesofgraphicelementstocomroltlle舯phicelementsofthes娩e，shape，layer鋤dlocationSecon也llsecons喊t0con仰lmercl撕VepositionSofmedi虢rent鯽hicelements，鶴a鯽hicelementisselected鶴ref打ence，locationofomergraphicelememsa

7、realldet鋤inedThentlletempla_tes仃Ilctureis嬲si印edaserialsofa1】me肼咖eterst0makeagreatq【uanti秒ofinstancesnlewholep110laeSsia踟_toma_ticallyoperatorbyasomVare，menitcaneasilyt0quicklyaChieVet11e卿oseof也eterrito巧of姐eldtcsting111is